FabDashboardSemi Intelligence
Demo Data — MVP
OVERVIEW
  • Dashboard
  • Executive Briefing
FOUNDRIES
  • All Companies
  • TSMC
  • Intel Foundry
  • Samsung Foundry
  • GlobalFoundries
  • SMIC
  • Terafab
OPERATIONS
  • Intel Operations
  • Intelligence Feed
  • Bottleneck Index
  • Dependencies
  • Change Tracker
  • Review Queue
  • Search
STRATEGIC
  • Risk Model
  • Scenarios
  • Power & Energy
INTELLIGENCE
  • AI Infrastructure
  • Node Tracker
  • AI Chips
  • Packaging
  • Datacenters
  • Timeline
  • Supply & Demand
  • Global Map
  • Supply Chain
PLATFORM
  • About
  • Methodology
  • Sources
  • Glossary

FabDashboard v0.1 MVP
Data is illustrative only.
Not for investment use.

FabDashboardIntelligence Feed
⚠Demo Data

Intelligence Feed

Curated semiconductor and AI infrastructure intelligence — sourced, verified, and continuously updated.

Synced 3d ago3 pending review

All figures are illustrative estimates only. Sourced from public announcements and analyst reports — approximated for demo purposes. Not for investment, trading, or business decisions.

Total Items
15
in feed
Critical
3
severity
High
6
severity
Confirmed
4
status
Filter
AllDatacenterProcess NodeAI ChipMemory / HBMGeopoliticalPackagingCapacityCHIPS Act
All SeverityCritical

Showing 3 of 15 items

Process NodeHIGHDEMOReported

Intel 18A Process Node Enters Risk Production Phase

Intel Foundry has confirmed that Intel 18A — featuring RibbonFET gate-all-around transistors and PowerVia backside power delivery — has entered risk production at its Chandler, Arizona fabs. This is a key milestone for Intel's foundry turnaround strategy. [est.]

Intel Investor Meeting Q4 2024HIGH2024-12-10
United States
Intel Foundry
High
Medium
Low
Info
Intel 18A
#Intel 18A#RibbonFET#PowerVia#GAA#risk production
Process NodeHIGHConfirmed

TSMC N2 Process Node Confirmed for Mass Production in 2025

TSMC has confirmed N2 (2nm-class GAA nanosheet) is on track for mass production in 2025. Apple A20 chip series is identified as the lead customer. N2 delivers approximately 10-15% performance uplift over N3E at similar power. [est.]

TSMC Technology Symposium 2024HIGH2024-06-24
Taiwan
TSMCN2Apple
#TSMC N2#GAA#nanosheet#2nm
Process NodeMEDIUMDEMOEstimated

SMIC Reports N+2 Node Ramp Constrained by DUV Multi-Patterning Complexity

SMIC's most advanced N+2 (~7nm-class) process uses complex DUV multi-patterning in the absence of EUV lithography. Yield improvement and capacity expansion are progressing but constrained by lithography limitations imposed by US export controls. [DEMO est.]

SMIC Earnings / Industry Analysis — DEMO est.MED2024-08-09
China
SMICN+2
#SMIC#China#DUV#export controls#7nm